

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions and listings of claims in the application:

LISTING OF CLAIMS:

1. (Currently Amended) A semiconductor memory device, comprising:

a semiconductor substrate, a gate electrode formed on the semiconductor substrate, and a plurality of source/drain junctions formed in the semiconductor substrate;

an interlayer insulating layer formed over the semiconductor substrate, the interlayer insulating layer having a contact hole exposing a portion of source/drain junctions;

a plug formed in the interlayer insulating layer contact hole, wherein the plug including a diffusion barrier layer is recessed in the contact hole; and a seed layer for electro plating;

a seed layer for electro plating by filling a remaining portion of the contact hole; and

a lower electrode of a capacitor contacted to the seed layer, wherein the lower electrode is formed by using an electro plating technique while imposing a current density of 0.1 - 20 mA/cm<sup>2</sup> with DC or a DC pulse to the semiconductor memory device;

a dielectric layer formed on the lower electrode; and  
an upper electrode formed on the dielectric layer.

2. (Original) The semiconductor device as recited in claim 1, wherein the seed layer is selected from a group consisting of Ru layer, Ir layer, Pt layer, SrO layer, W layer, Mo layer, Co layer, Ni layer, Au layer and Ag layer.

3. (Original) The semiconductor device as recited in claim 1, wherein the diffusion barrier layer is selected from a group consisting of TiN layer, TiSiN layer, TiAlN layer, TaSiN layer, TaAlN layer, IrO<sub>2</sub> layer and RuO<sub>2</sub> layer.

4. (Original) The semiconductor device as recited in claim 1, further comprising a polysilicon layer between the diffusion barrier layer and the semiconductor substrate.

5. (Original) The semiconductor device as recited in claim 1, further comprising an ohmic contact layer between the diffusion barrier layer and the semiconductor substrate.

6. (Original) The semiconductor device as recited in claim 5, further comprising a polysilicon layer between the ohmic contact layer and the semiconductor substrate.

7. (Currently Amended) A method for fabricating a semiconductor memory device, comprising the steps of:

providing a semiconductor substrate, forming a gate electrode on the semiconductor substrate, and forming a plurality of source/drain junctions in the semiconductor substrate;

forming an interlayer insulating layer over the semiconductor substrate;

etching the interlayer insulating layer and forming contact hole;

forming a plug recessed in the contact hole, wherein the plug includes a diffusion barrier layer ~~and a seed layer for electro plating~~;

forming a seed layer for electro plating on the diffusion barrier layer to fill a remaining portion of the contact hole;

forming a lower electrode of a capacitor contacted to the seed layer by using an electro plating technique ~~while imposing a current density of 0.1 - 20 mA/cm<sup>2</sup> with DC or a DC pulse to the semiconductor memory device;~~

forming a dielectric layer of the capacitor on the lower electrode; and

forming an upper electrode of the capacitor on the dielectric layer.

8. (Original) The method as recited in claim 7, wherein the seed layer is formed with Ru, Ir, Pt, SrO, W, Mo, Co, Ni, Au or Ag.

9. (Previously Amended) The method as recited in claim 8, the step of providing the semiconductor substrate comprising:

forming a conducting layer on the semiconductor substrate, wherein the conducting layer is electrically connected to the lower electrode via the plug.

10. (Original) The method as recited in claim 8, wherein the diffusion barrier layer is formed with TiN, TiSiN, TiAlN, TaSiN, TaAlN, IrO<sub>2</sub> or RuO<sub>2</sub>.

11. (Original) The method as recited in claim 8, wherein the dielectric layer is formed with BaSrTiO<sub>3</sub> layer, and wherein the upper electrode is formed with Pt layer, Ru layer or Ir layer.

12. (Currently Amended) A method for fabricating a semiconductor memory device, comprising the steps of:

providing a semiconductor substrate, forming a gate electrode on the semiconductor substrate, and forming a plurality of source/drain junctions in the semiconductor substrate;

forming an interlayer insulating layer over the semiconductor substrate;

etching the interlayer insulating layer and forming a contact hole;

forming a plug in the contact hole, wherein the plug includes a diffusion barrier layer and ~~a seed layer for electro plating~~;

forming a seed layer for electro plating on the diffusion barrier layer to fill a remaining portion of the contact hole;

forming a glue layer on the seed layer and the interlayer insulating layer;

forming a sacrificial layer on glue layer;

etching the sacrificial layer and the glue layer and forming an opening defining a region of a lower electrode of a capacitor;

forming the lower electrode on the seed layer in the opening, by using an electro plating technique ~~while imposing a current density of 0.1 - 20 mA/cm<sup>2</sup> with DC or a DC pulse to the semiconductor memory device~~;

removing the sacrificial layer and the glue layer;

forming a dielectric layer of the capacitor on the lower electrode; and

forming an upper electrode of the capacitor on the dielectric layer.

13. (Original) The method as recited in claim 12, the step of forming the plug including:

forming the diffusion barrier layer in the contact hole;

etching the diffusion barrier to remove a part of the diffusion barrier layer in the contact hole; and

forming the seed layer on the diffusion barrier layer.

14. (Previously Amended) The method as recited in claim 13, the step of providing the semiconductor substrate including:

forming a conducting layer on the semiconductor substrate, wherein the conducting layer is used as an electrode in the step of forming the lower electrode.

15. (Original) The method as recited in claim 13, wherein the seed layer is formed with Ru, Ir, Pt, SrO, W, Mo, Co, Ni, Au or Ag, and wherein the diffusion barrier layer is formed with TiN, TiSiN, TiAlN, TaSiN, TaAlN, IrO<sub>2</sub> or RuO<sub>2</sub>.

16. (Original) The method as recited in claim 15, wherein a silicon oxide layer and a nitride layer are staked to form the interlayer insulating layer.

17. (Original) The method as recited in claim 16, wherein the diffusion barrier layer is etched with a mixed gas comprising Cl<sub>2</sub> and BCl<sub>3</sub>.

18. (Original) The method as recited in claim 16, the dielectric layer is formed with a BaSrTiO<sub>3</sub> layer, and wherein the upper electrode is formed with Pt layer, Ru layer or Ir layer.